UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/718,445	11/19/2003	Sandeep Bhatia	CA7035962001	9844
55497 BINGHAM M	7590 12/13/2007 CCUTCHEN LLP		EXAMINER	
THREE EMBA	ARCADERO CENTER		TABONE JR, JOHN J	
SAN FRANCI	SCO, CA 94111-4067		ART UNIT	PAPER NUMBER
	· ·		2117	
			MAIL DATE	DELIVERY MODE
			12/13/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

N/

Art U 2117 Yer sheet with the corresp XPIRE 3 MONTH(S) OR COMMUNICATION. OWEVER, may a reply be timely filed THE SIX (6) MONTHS from the mailing to become ABANDONED (35 Unication, even if timely filed, may recommal matters, prosecution, 1935 C.D. 11, 453 O.G. BHAT WATER ART U 2117 ART U 2117 PART OF THE SIX (6) MONTH (S) OR COMMUNICATION. WATER ART OF THE SIX (6) MONTH (S) OR WATER ART OF THE SIX (6) MONTH (S) OR WATER ART OF THE SIX (6) MONTH (S) OR WATER ART OF THE SIX (6) MONTH (S) OR WATER WATER ART OF THE SIX (6) MONTH (S) OR WATER WATE	THIRTY (30) DAYS, Ing date of this communication. S.C. § 133). Iduce any
E, Jr. 2117 Ver sheet with the corresponding to th	THIRTY (30) DAYS, Ing date of this communication. S.C. § 133). Iduce any
XPIRE 3 MONTH(S) OR COMMUNICATION. Dowever, may a reply be timely filed re SIX (6) MONTHS from the mail in to become ABANDONED (35 U. ication, even if timely filed, may recommal matters, prosecution, 1935 C.D. 11, 453 O.G.	THIRTY (30) DAYS, Ing date of this communication. S.C. § 133). Iduce any
XPIRE 3 MONTH(S) OR COMMUNICATION. ovever, may a reply be timely filed re SIX (6) MONTHS from the mailing to become ABANDONED (35 Unication, even if timely filed, may reconstruct the six of the six	THIRTY (30) DAYS, Ing date of this communication. S.C. § 133). Iduce any
COMMUNICATION. Dowever, may a reply be timely filed re SIX (6) MONTHS from the mailing to become ABANDONED (35 Unication, even if timely filed, may reconstruct the second matters, prosecution, 1935 C.D. 11, 453 O.G.	ng date of this communication. S.C. § 133). duce any
ormal matters, prosecuti , 1935 C.D. 11, 453 O.G	
ormal matters, prosecuti , 1935 C.D. 11, 453 O.G	
ormal matters, prosecuti , 1935 C.D. 11, 453 O.G	
, 1935 C.D. 11, 453 O.G	
	3. 213.
eration.	
eration.	
rement.	
Ited or b) objected to lead in abeyance. See 37 CF the drawing(s) is objected the attached Office Action	FR 1.85(a). to. See 37 CFR 1.121(d).
ceived. ceived in Application No have been received in th .2(a)).	·
7	35 U.S.C. § 119(a)-(d) or eceived. eceived in Application No have been received in the 7.2(a)). copies not received.

DETAILED ACTION

1. Claims 1-23 were pending in the current application. Claims 21-23 have been cancelled. Therefore, claims 1-20 have been examined.

2. The 35 USC § 112, second paragraph and 35 USC § 101 rejections have been withdrawn by the Examiner as a result of Applicant's amendments filed 10/09/2007.

Response to Arguments

3. Applicant's arguments with respect to claims 1 and 11 have been considered but are most in view of the new ground(s) of rejection.

In regards to the arguments concerning the clock being directly input to the first second scan chains, the Examiner continues to disagrees with the Applicant's arguments and reasoning and maintains the arguments as set for the in the previous Office Action of Record.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential steps, such omission amounting to a gap between the steps. See MPEP § 2172.01. The omitted steps are: The claim recites a method for testing and integrated circuit, however, no testing of an integrated circuit is performed. In order to

Application/Control Number: 10/718,445

Art Unit: 2117

test the IC the outputs of scan chains should be connected to an output of the IC where they are analyzed. These steps should be added to the claim.

- 5. Claims 2-10 are rejected because they depend on claim 1 and have the same problems of omitting essential steps.
- 6. Claim 11 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential elements, such omission amounting to a gap between the elements. See MPEP § 2172.01. The omitted elements are: The claim recites an apparatus for testing and integrated circuit, however, no testing of an integrated circuit is performed. In order to test the IC the outputs of scan chains should be connected to an output of the IC where they are analyzed. This structure for performing the test should be added to the claim.
- 7. Claims 12-20 are rejected because they depend on claim 11 and have the same problems of omitting essential elements.

Page 3

Application/Control Number: 10/718,445 Page 4

Art Unit: 2117

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 8. Claims 1-5, 11-15 and 21-23 are rejected under 35 U.S.C. 102(a) as being anticipated by Masatake (JP-2003-202362), hereinafter Masatake.

Claims 1, 11 and 21:

Masatake teaches scanning a first test data from an input pin (IN1, Drawing 1) into a first scan chain (Shift Register 11, Drawing 1) during a first state of a clock cycle (T3, Drawing 3) and scanning a second test data from the input pin (IN1, Drawing 1) into a second scan chain (Shift Register 12, Drawing 1) during a second state of the clock cycle (T4, Drawing 3). Masatake also teaches "a clock signal (CLK) of the clock cycle is directly input to the first scan chain and the second scan chain during testing" in claim 1 and 2 where Masatake discloses "Said 1st shift register which operates synchronizing with the 1st edge of **said scanning clock**, said 2nd shift register which operates synchronizing with the 2nd edge of **said scanning clock**" (claim 1) where "said 1st edge being the rising edge and said 2nd edge being a falling edge" (claim 2). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 2, 12 and 22:

Application/Control Number: 10/718,445 Page 5

Art Unit: 2117

Masatake teaches receiving test data from the first scan chain at an output pin (OUT1, Drawing 1) during the first state of the clock cycle (T3, Drawing 3). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 3, 13 and 23:

Masatake teaches receiving test data from the second scan chain at the output pin (OUT2, Drawing 1) during the second state of the clock cycle (T4, Drawing 3). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 4 and 14:

Masatake teaches sending test data from the first and second scan chains (Shift Register 11 and 12, Drawing 1) to a multiplexor (multiplexer 41, Drawing 1), applying a select signal to the multiplexor based on the state of the clock signal (CLK), and causing the multiplexor to output test data from either the first or second scan chain to the output pin based on the select signal (SCO1, Drawings 1 and 3). (Abstract, ¶s 37, 38, 47, 49, Drawings 1 and 3).

Claims 5 and 15:

Masatake teaches scanning the first test data by using a return-to-one clock waveform (T3, T4, T5, Drawing 3) and using positive edge triggered scan flip-flops in the first scan chain (Drawing 2). Masatake also teaches scanning the second test data by using the return-to-one clock waveform (T3, T4, T5, Drawing 3) and using positive edge triggered scan flip-flops in the second scan chain (Drawing 2). (Abstract, ¶s 37, 38, 47, 49, Drawings 1-3).

Application/Control Number: 10/7.18,445 Page 6

Art Unit: 2117

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 8 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masatake (JP-2003-202362), hereinafter Masatake.

Claims 8 and 18:

These claims are an obvious alternate representation of claims 5 and 15 and, as such, are rejected as per these rejections. To use a return-to-zero selection criteria instead of return-to-one selection criteria is considered an alternate design choice.

10. Claims 6, 9, 16 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masatake (JP-2003-202362), hereinafter Masatake, in view of Jaramillo et al., (10 Tips for Successful Scan Design: Part two, February 17, 2000, ednmag.com, pp. 77-90), hereinafter Jaramillo.

Claims 6 and 16:

Masatake does not explicitly teach "associating a lockup register with a beginning flip-flop or an ending flip-flop of the first or second scan chains based on return-to-one selection criteria". Jaramillo teaches in an analogous art the general use of using a lockup register with a beginning flip-flop or an ending flip-flop of two separate scan chains. (Fig. 3, page 82). It would have been obvious to one of

Page 7

Art Unit: 2117

ordinary skill in the art at the time the invention was made to modify Masatake's design of Drawing 1 to include Jaramillo's design suggestions of using lockup latches when interfacing positive and negative edge clock scan flip-flops. The artisan would be motivated to do so because it would prevent Masatake's design of Drawing 1 from shifting data through both edged flip-flops in on clock cycle.

Claims 9 and 19:

These claims are an obvious alternate representation of claims 6 and 16 and, as such, are rejected as per these rejections. To use a return-to-zero selection criteria instead of return-to-one selection criteria is considered an alternate design choice.

11. Claims 7, 10, 17 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masatake (JP-2003-202362), hereinafter Masatake, in view of Jaramillo et al., (10 Tips for Successful Scan Design: Part two, February 17, 2000, ednmag.com, pp. 77-90), hereinafter Jaramillo, in further view of Morton (US 20040078741), hereinafter Morton.

Claims 7 and 17:

Masatake in view of Jaramillo does not explicitly teach "associating a negative edge triggered scan-in lockup register with the beginning flip-flop of the first scan chain if the beginning flip-flop of the first scan chain has a positive edge trigger", "associating a positive edge triggered scan-in lockup register with the beginning flip-flop of the second scan chain if the beginning flip-flop of the second scan chain has a negative edge trigger" and "associating a negative edge triggered scan-out lockup register if the

Art Unit: 2117

ending flip-flop of the second scan chain has a negative edge trigger". However, Masatake in view of Jaramillo does teaches the general use of using a lockup register with a beginning flip-flop or an ending flip-flop of two separate scan chains to prevent a shoot-through condition. (Fig. 3, page 82). Morton teaches in an analogous art "associating a negative edge triggered scan-in lockup register with the beginning flipflop of the first scan chain if the beginning flip-flop of the first scan chain has a positive edge trigger". (Fig. 2, ¶ 21). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify lockup latch configuration of Masatake in view of Jaramillo with Morton's design of Fig. 2. The artisan would be motivated to do so because it would enable the lockup latch configuration of Masatake in view of Jaramillo to present input data IN1 of Drawing 1 to the input of scan chain 11 on the inactive portion of the clock, thus preventing shoot-through. Also, the claim limitations "associating a positive edge triggered scan-in lockup register with the beginning flip-flop of the second scan chain if the beginning flip-flop of the second scan chain has a negative edge trigger" and "associating a negative edge triggered scan-out lockup register if the ending flip-flop of the second scan chain has a negative edge trigger" are obvious design choices given the above mentioned modification to Masatake in view of Jaramillo.

Claims 10 and 20:

These claims are an obvious alternate representation of claims 7 and 17 and, as such, are rejected as per these rejections. To use a *positive edge* triggered scan-in lockup register with a *negative edge* trigger beginning flip-flop of the first scan chain

Art Unit: 2117

instead of a *negative edge* triggered scan-in lockup register with a *positive edge* trigger beginning flip-flop of the first scan chain is considered an alternate design choice.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Tabone, Jr. whose telephone number is (571) 272-3827. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, JACQUES H. LOUIS JACQUES can be reached on (571) 272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

John J. Tabone, Jr. 12/12/07

SUPENDLOGY CENTER 2100